

=====

IS07816 (part 1-3) asynchronous smartcard information

=====

- Contents -

-----

I ) Introduction of the IS07816 standard

II ) Summary of the IS07816 standard

2.1 - IS07816-1 Standard

- 2.2.1) Minimal Contact Size
- 2.2.2) Pin's position

2.2 - IS07816-2 Standard

- 2.2.3) Pin Assignment
- 2.2.4) Contact Location

2.3 - IS07816-3 Standard

- 2.3.1) Electrical Signals Description:
- 2.3.2) Voltage and current values:
- 2.3.3) Operating procedure for integrated circuit(s) cards:
- 2.3.4) Answer to Reset:

-----

I ) Introduction of the IS07816 standard:

=====

II ) Summary of the IS07816 standard:

=====

The IS07816 standard are separated in 3 different parts

- IS07816-1 which define the physical characteristics of the card.
- IS07816-2 which define dimension and contact position of the card.
- IS07816-3 which define the electrical signals and transmission protocols.

The following organizations should be contacted for more details:

- CEN (Comit Eurpen de Normalisation)  
rue Brderote 2  
B-1000 Brussels  
Belgium
- ISO (International Standard Institute)  
Case postale 56  
CH-1211 Genve 20  
Switzerland

2.1 - IS07816-1 Standard


-----

The IS07816 Standard define many physical features, but here we are only going to describe the more interesting features.

\* Ultra violet light :  
Any protection beyond the ambient UV light level shall be to the responsibility of the card manufacturer.

\* X-rays :  
Exposure of either side of the card to a dose of 0.1 Gy relative to a medium-energy X radiation of 70 to 140 Kv (cumulative dose per year) shall not cause malfunction of the card.

- \* Surface profile of the contacts :  
The difference in level between all contacts and the adjacent card surface shall be less than 0.1 mm.
- \* Mechanical strenght (of the card and contact)  
The card shall resist damage to its surface and any components contained in it and shall remain intact during normal use, storage and handling.  
surface (with pins) must not be damaged by a pressi on caused by a steel ball of 1.5 mm di ameter on which is applied a strenght of 1.5 N.
- \* Electrical resistance : All the resistances measured between any two points of the pins must not be over 0.5 Ohm, with any current value from 50 uA to 300 mA.
- \* Magnetic field : The chip of the card must not be damaged by a static magnetic field of 79500 A. tr/m
- \* Static electricity : The card must not be damaged by a electrical discharge of 1500 V of a 100 pF capaci tor trough t a 1500 Ohm resistance.
- \* card maxi mal bendi ng :




- a - large side of the card
  - deformati on (f) : 2 cm
  - peri odi ci ty : 30 bendi ngs a mi nute
- b - short side of the card
  - deformati on (f) : 1 cm
  - peri odi ci ty : 30 bendi ngs a mi nute


Acceptance: The card must work correctly and must not have any cracki ngs after 1000 bendi ngs.

## 2.2 - IS07816-2 Standard

### 2.2.1) Mi ni mal Contact Si ze :



### 2.2.2) Pi n' s posi ti on :





VCC : Power supply input (optional use by the card).

NOTE - The use of the two remaining contacts will be defined in the appropriate application standards.

2.3.2) Voltage and current values:

-----

Abbreviations:

- Vi h : High level input voltage
- Vi l : Low level input voltage
- Vcc : Power supply voltage at VCC
- Vpp : Programming voltage at VPP
- Voh : High level output voltage
- Vol : Low level output voltage
- tr : Rise time between 10% and 90% of signal amplitude
- tf : Fall time between 90% and 10% of signal amplitude
- Iih : High level input current
- Iil : Low level input current
- Icc : Supply current at VCC
- Ipp : Programming current at VPP
- Ioh : High level output current
- Iol : Low level output current
- Cin : Input capacitance
- Cout: Output capacitance

\* I/O

This contact is used as input (reception mode) or output (transmission mode) for data exchange. Two possible states exist for I/O:

- mark or high state (State Z), if the card and the interface device are in reception mode or if the state is imposed by the transmitter.
- space or low state (State A), if this state is imposed by the transmitter.

When the two ends of the line are in reception mode, the line shall be maintained in state Z. When the two ends are in non-matched transmit mode, the logic state of the line may be indeterminate. During operations, the interface device and the card shall not both be in transmit mode.

Table 1 - Electrical characteristics of I/O under normal operation conditions.

Symbol	Conditions	Minimum	Maximum	Unit	
Vi h	Either (1)	Iih max = +/- 500uA	2	VCC	V
	or	Iih max = +/- 50uA	0.7 VCC	VCC (3)	V
Vi l		Iil max = 1mA	0	0.8	V
Voh	Either (2)	Iol max = +/- 100uA	2.4	VCC	V
	or	Iol max = +/- 20uA	3.8	VCC	V
Vol		Iol max = 1mA	0	0.4	V
tr, tf	Cin = 30pF; Cout = 30pF			1	us

(1) For the interface device, take into account both conditions.  
(2) It is assumed that a pull up resistor is used in the interface device (recommended value 20k Ohm).  
(3) The voltage on I/O shall remain between 0.3V and VCC+0.3V.

\* VPP

This contact may be to supply the voltage required to program or to erase the internal non-volatile memory. Two possible states exist for VPP: Idle state and active state, as defined in table 2. The idle state shall be maintained by the interface device unless the active state is required.

Table 2 : Electrical characteristics of VPP under normal operation conditions.

Symbol	Conditions	Minimum	Maximum	Unit
Vpp Ipp	Idle State (programming non active)	0.95*Vcc	1.05*Vcc 20	V mA
Vpp Ipp	Active State (programming the card)	0.975*P	1.025*P I	V mA
The card provides the interface with the values of P and I (default values: P=5 and I=50)				

Rise of fall time : 200 us maximum. The rate of change of Vpp shall not exceed 2V/us.

The maximum power Vpp\*Ipp shall not exceed 1.5W when averaged over any period of 1s.

\* CLK

The actual frequency, delivered by the interface device on CLK, is designated either by fi the initial frequency during the answer to reset, or by fs the subsequent frequency during subsequent transmission.

Duty cycle for asynchronous operations shall be between 45% and 55% of the period during stable operation. Care shall be taken when switching frequencies (from fi to fs) to ensure that no pulse is shorter than 45% of the shorter period.

Table 3 - Electrical characteristics of CLK under normal operation conditions.

Symbol	Conditions	Minimum	Maximum	Unit	
Vih	Either (1)	Iih max = +/- 200uA	2.4	VCC (2)	V
	or (1)	Iih max = +/- 20uA	0.7*VCC	VCC (2)	V
	or	Iih max = +/- 10uA	VCC-0.7	VCC (2)	V
Vil		Iil max = +/-200 uA	0 (2)	0.5	V
tr, tf	Cin = 30pF			9% of the period with a max: 0.5us	
(1) For the interface device, take into account three conditions.					
(2) The voltage on CLK shall remain between 0.3V and Vcc+0.3V.					

\* RST

Table 4 - Electrical characteristics of RST under normal operation conditions.

Symbol	Conditions	Minimum	Maximum	Unit	
V <sub>ih</sub>	Ei ther (1)	I <sub>ih</sub> max = +/- 200uA	4	VCC (2)	V
	or	I <sub>ih</sub> max = +/- 10uA	VCC-0.7	VCC (2)	V
V <sub>il</sub>		I <sub>il</sub> max = +/- 200uA	0 (2)	0.6	V

(1) For the interface device, take into account both conditions.  
(2) The voltage on RST shall remain between 0.3V and VCC+0.3V.

\* VCC

This contact is used to supply the power voltage Vcc.

Table 5 - Electrical characteristics of VCC under normal operation conditions.

Symbol	Minimum	Maximum	Unit
V <sub>cc</sub> I <sub>cc</sub>	4.75	5.25 200	V mA

### 2.3.3) Operating procedure for integrated circuit(s) cards:

This operating procedure applies to every integrated circuit(s) card with contacts:

The dialogue between the interface device and the the card shall be conducted through the consecutive operations:

- connection and activation of the contacts by the interface device.
- reset of the card.
- answer to reset by the card.
- subsequent information exchange between the card and the interface device.
- desactivation of the contacts by the interface device.

These operations are specified in the following subclauses.

NOTE : An active state on VPP should not only be provided and maintained when requested by the card.

#### a - Connection and activation of the contacts:

The electrical circuits shall not be activated until the contacts are connected to the interface device so as to avoid possible damage to any card meeting these standards.

The activation of the contacts by the interface device shall consist of the consecutive operations:

- RST is in state L;
- VCC shall be powered;
- I/O in the interface device shall be put in reception mode;
- VPP shall be raised to idle state;
- CLK shall be provided with a suitable and stable clock.

#### b - Reset of the card:

A card reset is initiated by the interface device, whereupon the card shall respond with an Answer to Reset as describe in 2.4.

By the end of the activation of the contacts (RST is in L, VCC powered and

stable, I/O in reception mode in the interface device, VPP stable at idle level, CLK provided with a suitable and stable clock), the card answering asynchronously is ready for reset.

The clock signal is applied to CLK at time T0. The I/O line shall be set to state Z within 200 clock cycles of the clock signal (t2) being applied to CLK (time t2 after T0).

An internally reset card reset after a few cycles of clock signal. The Answer to Reset on I/O shall begin between 400 and 40 000 clock cycles (t1) after the clock signal is applied to CLK (time t1 after T0).

A card with an active low reset is reset by maintaining RST in state L for at least 40 000 clock cycles (t3) after the clock signal is applied on CLK (time t3 after T0). Thus if no Answer to Reset begins within 40 000 clock cycles (t3) with RST in state L, RST is put to state H (at time T1). The Answer to Reset on I/O shall begin between 400 and 40 000 clock cycles (t1) after the rising edge of the signal on RST (time t1 after T1).

If the Answer to Reset does not begin within 40 000 clock cycles (t3) with RST in state H (t3 after T1), the signal on RST shall be returned to state L (at time T2) and the contacts shall be deactivated by the interface device.




Figure1 : Reset of the card

With a card answering synchronously, the interface device sets all the lines to state L (See figure 2). VCC is the powered, VPP is set to idle state, CLK and RST remain in L state, I/O is put in reception mode in the interface device, RST shall be maintained in state H for at least 50 us (t12), before returning to state L again.

The clock pulse is applied after an interval (t10) from the rising edge of the reset signal. The duration of the state H of the clock pulse can be any value between 10 us and 50 us ; no more than one clock pulse during reset high is allowed. The time interval between the falling edges on CLK and RST is t11.

The first data bit is obtained as an answer to reset on I/O while CLK is in state L and is valid after an interval t13 from the falling edge on RST.




Figure2 : Reset of the card when a synchronous answer is expected.

```
<script type="text/javascript"><!--
google_ad_client = "pub-3768233548132609";
google_ad_width = 728;
google_ad_height = 90;
google_ad_format = "728x90_as";
google_ad_type = "text_image";
google_ad_channel = "";
//--></script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
```

NOTES:

- 1 - The internal state of the card is assumed not to be defined before reset. Therefore the design of the card has to avoid improper operation.
- 2 - In order to continue the dialogue with the card, RST shall be maintained in the state where an answer occurs on I/O.
- 3 - Reset of a card can be initiated by the interface device at its discretion at any time.
- 4 - Interface devices may support one or more of these types of reset behaviour. The priority of testing for asynchronous or synchronous cards is not defined in this standard.

c - Deactivation of the contacts

When information exchange is terminated or aborted (unresponsive card or detection of card removal), the electrical contacts shall be deactivated.

The deactivation by the interface device shall consist of the consecutive operations:

- State L on RST;
- State L on CLK;
- Vpp inactive;
- State A on I/O;
- VCC inactive;

2.3.4) Answer to Reset:

Two types of transmissions are considered:

- \* Asynchronous transmission:  
In this type of transmission, characters are transmitted on the I/O line in an asynchronous half duplex mode. Each character includes an 8bit byte.
- \* Synchronous transmission:  
In this type of transmission, a series of bits is transmitted on the I/O line in half duplex mode in synchronisation with the clock signal on CLK.

a - Answer to Reset in asynchronous transmission  
-----

\* Bit duration  
.....

The nominal bit duration used on I/O is defined as one Elementary Time Unit (etu).

For cards having internal clock, the initial etu is 1/9600 s.

For cards using the external clock, there is a linear relationship between the Elementary Time Unit used on I/O and the period provided by the interface device on CLK.

The initial etu is  $372/f_i$  s where  $f_i$  is in Hertz.

The initial frequency  $f_i$  is provided by the interface device on CLK during the Answer to Reset.

In order to read the initial character (TS), all cards shall initially be operated with  $f_i$  in the range of 1 MHz to 5 MHz.

\* Character frame during answer to reset  
.....

Prior to the transmission of a character, I/O shall be in state Z.

A character consists of ten consecutive bits:

- a start bit in state A;
- eight bits of information, designated  $b_a$  to  $b_h$  and conveying a data byte;
- a tenth bit  $b_i$  used for even parity checking.

A data byte consists of 8 bits designated  $b_1$  to  $b_8$ , from the least significant bit (lsb,  $b_1$ ) to the most significant bit (msb,  $b_8$ ).

Conventions (level coding, connecting levels Z/A to digits 1 or 0: and a bit significance, connecting  $b_a \dots b_h$  to  $b_1 \dots b_8$ ) are specified in the initial character, call TS, which is transmitted by the card in response to reset.

Parity is correct when the number of ONES is even in the sequence from  $b_a$  to  $b_i$ .

Within a character, the time from the leading edge of the start bit to the trailing edge of the  $n$ th bit shall equal  $(n \pm 0.2)$  etu.

When searching for a start, the receiver samples I/O periodically. The time origin being the mean between last observation of level Z and first observation of level A, the start shall be verified before  $0.7$  etu, and then  $b_a$  is received at  $(1.5 \pm 0.2)$  etu. Parity is checked on the fly.

NOTE : When searching for a start, the sampling time shall be less than  $0.2$  etu so that all the test zones are distinct from the transition zones.

The delay between two consecutive characters (between start leading edges) is at least  $12$  etu, including a character duration  $(10 \pm 0.2)$  etu plus a guardtime, the interface device and the card remain both in reception, so that I/O is in state Z.




Figure 3: Character frame

During the Answer to Reset, the delay between the start leading edges of two consecutive characters from the card shall not exceed 9600 etu. This maximum is named initial waiting time.

\* Error detection and character repetition

During the answer to reset, the following characters repetition procedure depends on the protocol type. This procedure is mandatory for cards using the protocol type T=0; it is optional for the interface device and for the other cards.

The transmitter tests I/O (11 +/- 0.2) etu after the start leading edge:

- If I/O is in state Z, the correct reception is assumed.
- If I/O is in state A, the transmission is assumed to have been incorrect. The disputed character shall be repeated after a delay of at least 2 etu after detection of the error signal.

When parity is incorrect, from (10.5 +/- 0.2) etu, the receiver transmits an error signal at state A for 1 etu minimum and 2 etu maximum. The receiver then shall expect a repetition of the disputed character (see figure 8).


If no character repetition is provided by the card,

- The card ignores and shall not suffer damage from the error signal coming from the interface device.
- The interface device shall be able to initiate the reception and the whole Answer to Reset response sequence.

\* Structures and content

A reset operation results in the answer from the card consisting of the initial character TS followed by at most 32 characters in the following order:

- T0 ..... Format character (Mandatory)
- T<sub>Ai</sub>, T<sub>Bi</sub>, T<sub>Ci</sub>, T<sub>Di</sub> ... Interface characters (Optional)
- T1, T2, ..., TK ..... Historical characters (Optional)
- TCK ..... Check character (Conditional)



- TS : Initial character
- T0 : Format character
- T<sub>Ai</sub> : Interface character [ codes F<sub>i</sub>, D<sub>i</sub> ]
- T<sub>Bi</sub> : Interface character [ codes I<sub>i</sub>, P<sub>i</sub>1 ]
- T<sub>Ci</sub> : Interface character [ codes N ]
- T<sub>Di</sub> : Interface character [ codes Y<sub>i+1</sub>, T ]
- T1, ..., TK : Historical characters (max, 15)
- TCK : Check character

Figure 4 : General configuration of the Answer to Reset

-----

The interface characters specify physical parameters of the integrated circuit in the card and logical characteristics of the subsequent exchange protocol.

The historical characters designate general information, for example, the card manufacturer, the chip inserted in the card, the masked ROM in the chip, the state of the life of the card. The specification of the historical characters falls outside the scope of this part of ISO/IEC7816.

For national simplicity, T0, TAI, ... , TCK will designate the bytes as well as the characters in which they are contained.

Structure of TS, the initial character

-----

The initial character TS provides a bit synchronisation sequence and defines the conventions to code data bytes in all subsequent characters. These conventions refer to ISO1177.

I/O is initially in state Z. A bit synchronisation sequence (Z)AZZA is defined for the start bit and bits ba bb bc (see figure 5).

The last 3 bits bg bh bi shall be AAZ for checking parity.

NOTE : This allows the interface device to determine the etu initially used by the card. An alternate measurement of etu is a third of the delay between the first two falling edges in TS. Transmission and reception mechanisms in the card shall be consistent with the alternate definition of etu.

The two possible values of TS (ten consecutive bits from start to bi and corresponding hexadecimal value) are

- Inverse convention : (Z)ZZAAAAAZ  
where logic level ONE is A, ba is b8 (msb is first), equal to \$3F when decoded by inverse convention.
- Direct convention : (Z)ZZAZZZAAZ  
where logic level ONE is Z, ba is b1 (lsb first), equal to \$3B when decoded by direct convention.




Figure 5 : Initial character TS

-----

Structure of the subsequent characters in the Answer to Reset

-----

The initial character TS is followed by a variable number of subsequent characters in the following order: The format character T0 and, optionally the interface characters TAI, TBI, TCI, TDI and the historical characters T1, T2, ... , TK and conditionally, the check character TCK.

The presence of the interface characters is indicated by a bit map technique explained below.


The presence of the historical characters is indicated by the number of bytes as specified in the format character defined below.

The presence of the check character TCK depends on the protocol type(s) as defined as below.

- Format character T0

The T0 character contains two parts:

- The most significant half byte (b5, b6, b7, b8) is named Y1 and indicates with a logic level ONE the presence of subsequent characters TA1, TB1, TC1, TD1 respectively.
- The least significant half byte (b4 to b1) is named K and indicates the number (0 to 15) of historical characters.



Y1 : indicator for the presence of the interface characters  
 TA1 is transmitted when b5=1  
 TB1 is transmitted when b6=1  
 TC1 is transmitted when b7=1  
 TD1 is transmitted when b8=1

K : number of historical characters

Figure 6 : Informations provided by T0


- Interface characters TAI, TBI, TCI, TDI

TAi, TBi, TCi (i=1, 2, 3, ... ) indicate the protocol parameters. TDi indicates the protocol type T and the presence of subsequent characters.

Bits b5, b6, b7, b8 of the byte containing Yi (T0 contains Y1; TDi contains Yi+1) state whether character TAI for b5, character TBi for b6, character TCi for b7, character TDi for b8 are or are not (depending on whether the relevant bit is 1 or 0) transmitted subsequently in this order after the character containing Yi.

When needed, the interface device shall attribute a default value to information corresponding to a non transmitted interface character.

When TDi is not transmitted, the default value of Yi+1 is null, indicating that no further interface characters TAI+j, TBI+j, TCI+j, TDI+j will be transmitted.



Yi+1 : indicator for the presence of the interface characters  
 TAI+1 is transmitted when b5=1  
 TBI+1 is transmitted when b6=1  
 TCI+1 is transmitted when b7=1  
 TDI+1 is transmitted when b8=1

T : Protocol type for subsequent transmission.

Figure 7 : Informations provided by TDi

- Historical characters T1, T2, ... , TK

When K is not null, the answer to reset is continued by transmitting K historical characters T1, T2, ... , TK.

- Check character TCK

-----  
The value of TCK shall be such that the exclusive-oring of all bytes from T0 to TCK included is null.

The answer to reset is complete 12 etu after the leading edge of the last character.

Protocol type T

-----  
The four least significant bits of any interface character TDi indicate a protocol type T, specifying rules to be used to process transmission protocols. When TDi is not transmitted, T=0 is used.

T=0 is the asynchronous half duplex character transmission protocol.

T=1 is the asynchronous half duplex block transmission protocol.

T=2 and T=3 are reserved for future full duplex operations.

T=4 is reserved for an enhanced asynchronous half duplex character transmission protocol.

T=5 to T=13 are reserved for future use.

T=14 is reserved for protocols standardized by ISO.

T=15 is reserved for future extension.

NOTE : If only T=0 is indicated, TCK shall not be sent. In all other cases TCK shall be sent.

Specifications of the global interface bytes

-----  
Among the interface bytes possibly transmitted by the card in answering to reset, this subclause defines only the global interface bytes TA1, TB1, TC1, TD1.

These global interface bytes convey information to determine parameters which the interface device shall take into account.

- Parameters F, D, I, P, N

-----  
This initial etu is used during answer to reset is replaced by the work etu during subsequent transmission. F is the clock rate conversion factor and D is the bit rate adjustment factor to determine the work etu in subsequent transmissions.

For internal clock cards:

$$\text{initial etu} = 1/9600 \text{ s} \qquad \text{work etu} = (1/D)*(1/9600) \text{ s}$$

For external clock cards:

$$\text{initial etu} = 372/f_i \text{ s} \qquad \text{work etu} = (1/D)*(F/f_s) \text{ s}$$

The minimum value of  $f_s$  shall be 1MHz.

The maximum value of  $f_s$  is given by table 6.

I and P define the active state at VPP.

- Maximum programming current :  $I_{pp} = 1\text{mA}$

- Programming voltage :  $V_{pp} = P.V$

N is an extra guardtime requested by the card. Before receiving the next character, the card requires a delay of at least (12+N) etu from the start leading edge of the previous character. No extra guardtime is used to send characters from the card to the interface device.

The default values of these parameters are:

$$F = 372 ; \quad D = 1 ; \quad I = 50 ; \quad P = 5 ; \quad N = 0$$

- Integer values in global interface bytes

The global interface bytes, TA1, TB1, TC1, TB2 code integer values FI, DI, II, PI1, N, PI2 which are either equal to or used to compute the values of the parameters F, D, I, P, N presented above.

TA1 codes FI over the most significant half byte (b8 to b5) and DI over the least significant half byte (b4 to b1).

TB1 codes II over the bits b7 and b6, and PI1 over the 5 least significant bits b5 to b1. The most significant bit b8 equals to 0.

NOTE : The interface device may ignore the bit b8 of TB1.

TC1 codes N over the eight bits (b8 to b1).

TB2 codes PI2 over the eight bits (b8 to b1).

Table 6: Clock rate conversion factor F

FI	0000	0001	0010	0011	0100	0101	0110	0111
F	Internal clk	372	558	744	1116	1488	1860	RFU
fs (max) MHz	-	5	6	8	12	16	20	-

FI	1000	1001	1010	1011	1100	1101	1110	1111
F	RFU	512	768	1024	1536	2048	RFU	RFU
fs (max) MHz	-	5	7.5	10	15	20	-	-

RFU : Reserved for Future Use

Table 7: Bit rate adjustment factor D

DI	0000	0001	0010	0011	0100	0101	0110	0111
D	RFU	1	2	4	8	16	RFU	RFU

DI	1000	1001	1010	1011	1100	1101	1110	1111
D	RFU	RFU	1/2	1/4	1/8	1/16	1/32	1/64

RFU : Reserved for Future Use


- Programming voltage factor P

PI1 from 5 to 25 gives the value of P in volts. PI1=0 indicates that VPP is connected in the card which generates an internal programming voltage from VCC. Other values of PI1 are reserved for future use.

When PI2 is present, the indication of PI1 should be ignored. PI2 from 50 to 250 gives the value of P in 0.1V. Other values of PI2 are reserved for future use.

Table 8 : Maximum programming current factor I

II	00	01	10	11
I	100	100	100	100



- Extra guardtime N  
-----

N codes directly the extra guard time, from 0 to 254 etu. N=255 indicates that the minimum delay between the start edges of two consecutive characters is reduced to 11 etu.

b - Answer to Reset in synchronous transmission  
-----

\* Clock frequency and bit rate  
.....

There is a linear relationship between the bit rate on the I/O line and the clock frequency provided by the clock interface device on CLK.

Any clock frequency between 7kHz and 50kHz may be chosen for the reset sequence. A clock frequency of 7kHz corresponds to 7kbit/s, and values of the clock frequency up to 50kHz cause corresponding bit rates to be transmitted.

\* Structure of the header of the Answer to Reset  
.....

The reset operation results in an answer from the card containing a header transmitted from the card to the interface. The header has a fixed length of 32 bits and begins with two mandatory fields of 8 bits, H1 and H2.

The chronological order of transmission of information bits shall correspond to bit identification b1 to b32 with the least significant bit transmitted first. The numerical meaning corresponding to each information bit considered in isolation is that of the digit.

- 0 for a unit corresponding to state A (space)
- 1 for a unit corresponding to state Z (mark)

\* Timing of the header  
.....

After the reset procedure, the output information is controlled by clock pulses. The first clock pulse is applied between 10us and 100us (t14) after the falling edge on RST to read the data bits from the card. State H of the clock pulses can be varied between 10us and 50us (t15) and state L between 10us and 100us (t16).

The first data bit is obtained on I/O while the clock is low and is valid 10us (t13) at least after the falling edge on RST. The following data bits are valid 10us (t17) at least after the falling edge on CLK. Each data bit is valid until the next falling edge the following clock pulse on CLK. The data bits can therefore be sampled at the rising edge of the following clock pulses.

\* Data content of the header  
.....

The header allows a quick determination of whether the card and the interface device are compatible. If there is no compatibility, the contacts shall be deactivated.

The first field H1 codes the protocol type. The values of the codes and the corresponding protocol type are

Hexadecimal value	protocol type
00 and ff	not to be used
01 to FE	each value is assigned by ISO/IEC JTC1/SC17 to one protocol type

The second field H2 codes parameters for the protocol type coded in field H1. The values of H2 are to be assigned by ISO/IEC JTC1/SC17.

### 2.3.5) Protocol type selection (PTS)

-----  
If only one protocol type and FI=D=1 (default value of TA1) and N smaller than 255 is indicated in the answer to reset. The transmission protocol associated to the protocol type may be started immediately after the transmission of answer to reset.

If more than one protocol type and/or TA1 parameter values other than the default values and/or N equal to 255 is/are indicated in the answer to reset, the card shall know unambiguously, after having sent the answer to reset, which protocol type or/and transmission parameter values (FI, D, N) will be used. Consequently a selection of the protocol type and/or the transmission parameters values shall be specified.

If the card is able to process more than one protocol type and if one of those protocol types is indicated as T=0, then the protocol type T=0 shall indicated in TD1 as the first offered protocol, and is assumed if no PTS is performed.

If a card offers more than one protocol and if the interface device supports only one of these protocols which is not T=0 and does not support PTS, the interface should reject or reset the card.

#### 2.3.5.a - PTS protocol

-----  
Only the interface device is permitted to start a PTS procedure:

- The interface device sends a PTS request to the card.
- If the card receives a correct PTS request, it answers by sending a PTS confirm, if implemented or the initial waiting time will be exceeded.
- After the successful exchange of PTS request and PTS confirm, data shall be transmitted from the interface device using the selected protocol type and/or transmission parameters.
- If the card receives an erroneous PTS request, it will not send a PTS confirm.
- If the initial waiting time is exceeded, the interface device should reset or reject the card.
- If the interface device receives an erroneous PTS confirm, it should reset or reject the card.

The parameters for the transmission of the PTS request and PTS confirm shall correspond to those used within the Answer to Reset regarding the bit rate and the convention detected by TS and possibly modified by TC1.

#### 2.3.5.b - Structure and content of PTS request and PTS confirm

-----  
The PTS request and PTS response each consist of one initial character PTSS, followed by a format character PTS0, three optional parameter characters PTS1 PTS2 PTS3, and a character check PCK at the last byte.

PTSS identifies the PTS request or PTS confirm and is coded FF.

PTS0 indicates by the bits b5, b6, b7 set to 1 the presence of the subsequently sent optional characters PTS1, PTS2, PTS3 respectively. It codes over the least significant bits b4 to b1 the selected protocol type T as coded in TD bytes. The most significant bit b8 (default b8=0) is reserved for future use.

PTS1 codes the parameter values FI and D as coded in TA1. The interface device may send PTS1 in order to indicate the selection FI and/or D values to the card. If PTS1 is not sent, FI=1 and D=1 are assumed as defaults. The card either acknowledges both the FI and D values by echoing PTS1 or does not send PTS1 indicating the use of the default values.

PTS2 indicates the support of N=255, when bit b1 is set to 1. Bit b1 set to 0 is the default and indicates that the 11 etu period is not used. If bit b2 is set to 1, the card shall use an extra guardtime of 12 etu for its transmission of characters to the interface device. Bit b2 set to 0 is the default and indicates that no extra guardtime is required. Bit b3 to

b8 are reserved for future use.

If PTS2 is sent by the interface device and is not echoed by the card, the interface device should reject or reset the card.

The coding and use of PTS3 is not defined.

The value of PCK shall be such that the exclusive-oring of all characters from PTSS to PCK included is null.

2.3.6) Protocol type T=0, asynchronous half duplex character transmission protocol -----

This clause defines the structure and processing of commands initiated by an interface device for transmission control and for card specific control in an asynchronous half duplex character transmission protocol.

This protocol uses the parameters indicated by the answer to reset, unless modified by the protocol type selection.

2.3.6.a - Specific interface parameters: the work waiting time -----

In an answer to reset, the interface character TC2 codes the integer value WI over eight bits b8 to b1. When no TC2 appears in the answer to reset, the default value of WI is 10.

The interval between the start leading edge of any character sent by the card and the start leading edge of the previous character (sent either by the card or by the interface device) shall not exceed  $960 \cdot WI$  work etu. This maximum delay is named the work waiting time.

2.3.6.b - Structure and processing of commands -----

A command is always initiated by the interface device. It tells the card what to do in a 5-byte header, and allow a transfer of data bytes under control of procedure bytes sent by the card.

It is assumed that the card and the interface device know a priori the direction of data, in order to distinguish between instructions for incoming data transfer (where data enter the card during execution) and instructions for outgoing data transfers (where data leave the card during execution).

without parity error -----



with a parity error -----




Figure 8 : Byte transmission diagram -----

\* Command header sent by the interface device

.....  
 The interface device transmits a header over five successive bytes designated CLA, INS, A1, A2, L.

- CLA is an instruction class. The value FF is reserved for PTS.

- INS is an instruction code in the instruction class. The instruction code is valid only if the least significant bit is 0, and the most significant half byte is neither 6 nor 9.
- P1, P2 are a reference (e.g. an address) completing the instruction code
- P3 codes the number n of data bytes (D1, ..., Dn) which are to be transmitted during the command. The direction of movement of these data is a function of the instruction. In an outgoing data transfer command, P3=0 introduces a 256 byte data transfer from the card. In an incoming data transfer command, P3=0 introduces no transfer of data.

All remaining encoding possibilities for the header are specified in subsequent parts of ISO7816.

After transmission of such 5 byte header, the interface device waits for a procedure byte.

\* Procedure bytes sent by the card

.....

The value of the procedure bytes shall indicate the action requested by the interface device. Three types of procedure bytes are specified:

- ACK : (The seven most significant bits in an ACK byte are all equal or complementary to those in the INS byte, apart from the values 6x and 9x) The interface device control VPP state and exchanges data depending on ACK values.
- NULL : (= \$60) This byte is sent by the card to restart the working time, end to anticipate a subsequent procedure byte. It requests no further action neither on VPP nor on Data.
- SW1 (= \$6x or \$9x, expect \$60); The interface device maintains or sets VPP at idle and waits for a SW2 byte to complete the command.

Any transition of VPP state (active/idle) must occur within the guardtime of the procedure byte, or on the work waiting time overflow.

At each procedure byte, the card can proceed with the command by an ACK or NULL byte, or show its disapproval by becoming unresponsive, or conclude by an end sequence SW1-SW2.

Byte	Value	Result
ACK	INS	VPP is idle. All remaining data bytes are transferred subsequently.
	INS+1	VPP is active. All remaining data bytes are transferred subsequently.
	$\overline{\text{INS}}$	VPP is idle. Next data byte is transferred subsequently.
	$\overline{\text{INS+1}}$	VPP is active. Next data byte is transferred subsequently.
NULL	\$60	No further action on VPP. The interface device waits for a new procedure byte
SW1	SW1	VPP is idle. The interface device waits for a SW2 byte

Acknowledge bytes

The ACK bytes are used to control VPP state and data transfer.

- When exclusive-oring the ACK byte with the INS byte gives \$00 or \$FF, the interface device maintains or sets VPP as idle.
- When exclusive-oring the ACK byte with the INS byte gives \$01 or \$FE, the interface device maintains or sets VPP as active.
- When the seven most significant bits in the ACK byte have the same

value as those in the INS byte, all remaining data bytes (Di, ..., Dn) if any remain, are transferred subsequently.

- When the seven most significant bits in the ACK byte are complementary to those in the INS byte, only the next data byte (Di), if one remains is transferred.

After these actions, the interface device waits for a new procedure.

Null byte (= \$60)

-----  
This byte is sent by the card to reset the workwaiting time and to anticipate a subsequent procedure byte.

Status bytes (SW1=\$6x or \$9x, expect \$60; SW2 any value)

-----  
The end sequence SW1-SW2 gives the card status at the end of the command.

The normal ending is indicated by SW1-SW2 = \$90-\$00.

When the most significant half byte SW1 is \$6, the meaning of SW1 is independent of the application. The following five values are defined:

- \$6E The card does not support the instruction class.
- \$6D The instruction code is not programmed or is invalid.
- \$6B The reference is incorrect.
- \$67 The length is incorrect.
- \$6F No precise diagnosis is given.

Other values are reserved for future use by ISO7816.

When SW1 is neither \$6E nor \$6D, the card support the instruction.

This part of ISO7816 does not interpret neither \$9X SW1 bytes, nor SW2 bytes; Their meaning relates to the application itself.

Supplement (were seen sometimes):

-----

SW1	SW2	Meaning
62	81	Returned data may be corrupted.
62	82	The end of the file has been reached before the end of reading.
62	84	Selected file is not valid.
65	01	Memory failure. There have been problems in writing or reading the EEPROM. Other hardware problems may also bring this error.
68	00	The request function is not supported by the card.
6A	00	Bytes P1 and/or P2 are incorrect.
6A	80	The parameters in the data field are incorrect.
6A	82	File not found.
6A	83	Record not found.
6A	84	There is insufficient memory space in record or file.
6A	87	The P3 value is not consistent with the P1 and P2 values.
6A	88	Referenced data not found.
6C	XX	Incorrect P3 length.